

ST. LAWRENCE HIGH SCHOOL



A Jesuit Christian Minority Institution

WORKSHEET -22

<u>Topic – Synchronous and asynchronous counters</u>		
Subject: COMPUTER SCIENCE	Class - 12	F.M:15
Chapter: Sequential Logic Circuits		Date: 26/06/2020
Choose the correct answer for each question: [15 X 1 = 15]		
1. A counter is fundamentally a	sequential circui	t that proceeds through the
a register	states only when input pulse	s are applied to it.
b. memory unit		
c. flip-flop		
d. arithmetic logic unit		
2. How many different states d	oes a 3-bit asynchronous cou	inter have?
a. 2		
b. 4		
c. 8		
d. 16		
3. A counter circuit is usually co	onstructed of	
a. A number of latenes co	innected in cascade form	~
b. A number of flip flops	es connected in cascade for	TI Contraction of the second se
d A number of NOR gate	s connected in cascade form	
4 How many types of the coun	ter are there?	
a. 2		
b. 3		
c. 4		
d. 5		
5. A decimal counter has	_states.	
a. 5		
b. 10		
c. 15		
d. 20		
6. Ripple counters are also calle	2d	
a. SSI counters	~	
b. Asynchronous counters	5	
d VISI counters		
7. The parallel outputs of a cou	nter circuit represent the	
a. Parallel data word		·
b. Clock frequency		
c. Counter modulus		

- d. Clock count
- 8. Normally, the synchronous counter is designed using _____
 - a. S-R flip-flops
 - b. J-K flip-flops
 - c. D flip-flops
 - d. T flip-flops
- Synchronous counter is a type of ______.
 - a. SSI counters
 - b. LSI counters
 - c. MSI counters
 - d. VLSI counters

10. How many natural states will there be in a 4-bit ripple counter?

- a. 4
- b. 8
- c. 16
- d. 32

11. A ripple counter's speed is limited by the propagation delay of ______.

- a. Each flip-flop
- b. All flip-flops and gates
- c. The flip-flops only with gates
- d. Only circuit gates

12. Which type of triggering phenomenon is exhibited by Counters?

- a. Edge
- b. Level
- c. Pulse
- d. All of the above

13. The minimum number of flip-flops required to construct a mod 64(divisible by 64) ripple counter are:

- a. 4 flip-flops
- b. 8 flip-flops
- c. 16 flip-flops
- d. 64 flip-flops
- 14. Synchronous counters eliminate the delay problems encountered with asynchronous counters because the:
 - a. input clock pulses are applied only to the first and last stages
 - b. input clock pulses are applied only to the last stage
 - c. input clock pulses are not used to activate any of the counter stages
 - d. input clock pulses are applied simultaneously to each stage
- 15. In digital logic, a counter is a device which ______.
 - a. Counts the number of outputs
 - b. Stores the number of times a particular event or process has occurred
 - c. Stores the number of times a clock pulse rises and falls
 - d. Counts the number of inputs

Phalguni Pramanik