

ST. LAWRENCE HIGH SCHOOL



A Jesuit Christian Minority Institution

WORKSHEET -17 (ANSWER KEY)

<u>Topic – SR Flip-flop</u>

Subject: COMPUTER SCIENCE Class - 12 F.M:15

Chapter: Sequential Logic Circuits Date: 20/06/2020

Choose the correct answer for each question:

[15 X 1 = 15]

- 1. The logic circuits whose outputs at any instant of time depends only on the present input but also on the past outputs are called:
 - a) Combinational circuits
 - b) **Sequential circuits**
 - c) Latches
 - d) Flip-flops
- 2. A basic S-R flip-flop can be constructed by cross-coupling of which basic logic gates?
 - a) AND or OR gates
 - b) XOR or XNOR gates
 - c) NOR or NAND gates
 - d) AND or NOR gates
- 3. How many VALID entries of the truth table for an S-R flip-flop have?
 - a) 1
 - b) 2
 - c) 3
 - d) 4
- 4. Latch together with a triggering circuit form a:
 - a) inductor
 - b) flip-flop
 - c) timing generator
 - d) sine generator
- 5. One example of the use of an S-R flip-flop is as ______
 - a) Transition pulse generator
 - b) Racer
 - c) Switch debouncer
 - d) Astable oscillator
- 6. How many NAND gates are required to construct SR flip flop?
 - a) four
 - b) three
 - c) two
 - d) one

7.	A basic S-R flip-flop can be constructed by cross-coupling of which basic logic gates? a) AND or OR gates
	b) XOR or XNOR gates
	c) NOR or NAND gates
	d) AND or NOR gates
8.	In S-R flip-flop, if Q = 0 the output is said to be
	a) Set
	b) Reset
	c) Previous state
	d) Current state
9.	When set input of a S-R flip-flop is high and R=0, the output will
	a) Be invalid
	b) Change
	c) Not change
10	d) <u>high</u> Which state is undefined in SR flip-flop?
10.	a) S=0, R=0
	b) S=0, R=1
	c) S=1, R=0
	d) S=1, R=1
11.	Race condition occurs in:
	a) Synchronous
	b) <u>Asynchronous</u>
	c) Combinational
	d) All of the above
12.	The full form of SR in SR flip-flop is
	a) System rated
	b) <u>Set reset</u>
	c) Set ready
	d) Set Rated
13.	It is present in flip-flop, but absent in latch:
	a) input state
	b) output state
	c) inverter
	d) <u>clock</u>
14.	What is the output of SR flip-flop for the following input: S=0 and R=0?
	a) set
	b) <u>reset</u>
	c) undefined
	d) unchanged

15	a) The inputs of NOR latch are 0 but 1 for NAND latchb) The inputs of NOR latch are 1 but 0 for NAND latch	of NOR latch are 1 but 0 for NAND latch of NAND latch becomes set if S'=0 & R'=1 and vice versa for NOR latch	
		Phalguni Pramanik	