

ST. LAWRENCE HIGH SCHOOL



A Jesuit Christian Minority Institution

WORKSHEET -21(ANSWER KEY)

<u>Topic – Serial and Parallel Registers</u>

Subject: COMPUTER SCIENCE Class - 12 F.M:15

Chapter: Sequential Logic Circuits Date: 25/06/2020

Choose the correct answer for each question:

[15 X 1 = 15]

- 1. A register is defined as:
 - a. The group of latches for storing one bit of information
 - b. The group of latches for storing n-bit of information
 - c. The group of flip-flops suitable for storing one bit of information
 - d. The group of flip-flops suitable for storing binary information
- 2. A register can also be used to provide data movements.
 - a. **Shift register**
 - b. Serial register
 - c. Simple register
 - d. All of these
- 3. The register is a type of :
 - a. Sequential circuit
 - b. Combinational circuit
 - c. CPU
 - d. Latches
- 4. There are _____ basic types of register.
 - a. Six
 - b. Four
 - c. One
 - d. Many
- 5. Shift registers having four bits will enable the shift control for:
 - a. 2 clock pulses
 - b. 3 clock pulses
 - c. 4 clock pulses
 - d. 5 clock pulses
- 6. Time to transfer the content of shift register is called:
 - a. Word duration
 - b. Clock duration
 - c. Duration
 - d. Bit time
- 7. Register performing shift in one direction is called:
 - a. **Unidirectional shift register**
 - b. Bidirectional shift register
 - c. Left shift register
 - d. Right shift register

8.	One bi	it transfer of the information at a time is called:	
	a.	<u>Serial transfer</u>	
	b.	Parallel transfer	
	c.	Shifting	
	d.	Rotating	
9.	The ty	pe of register in which data is entered into it only one bit at a time, but has all	
	data b	its available as output is:	
	a.	SISO	
	b.	PISO	
	c.	SIPO	
	d.	PIPO	
10	10. The type of register in which we have access to left most and right most flip flop is:		
	a.	SISO	
	b.	PISO	
	c.	SIPO	
	d.	PIPO	
11	11. This type of register accepts inputs and outputs data serially:		
		PIPO	
		PISO	
		SIPO	
		SISO	
12	12. How can parallel data be taken out of a shift register simultaneously?		
		Use the Q output of the first FF	
		Use the Q output of the last FF	
		Tie all of the Q outputs together	
4.0		Use the Q output of each FF	
13		is meant by parallel load of a shift register?	
		All FFs are preset with data	
		Each FF is loaded with data, one at a time	
		Parallel shifting of data	
1.4		All FFs are set with data	
14		nany methods of shifting of data are available?	
	a. b.		
	C.		
	d.		
15	•	allel shifting method, data shifting occurs	
10	a.	One bit at a time	
	٠	Simultaneously	
		Two bit at a time	
		Four bit at a time	
	۵.		

Phalguni Pramanik